13. (Amended) Apparatus as claimed in claim 1, wherein said instruction translator includes a first plurality of state bits indicative of a number of stack operands held within said set of registers.

14. (Amended) Apparatus as claimed in claim 5, wherein said instruction translator includes a second plurality of state bits indicative of which register within said set of registers holds said top of stack operand.

15. (Amended) Apparatus as claimed in claim 1, wherein said second instruction set is a Java Virtual Machine instruction set.

REMARKS

The above amendments are made to place the claims in a more traditional format. Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached pages are captioned "**Version With Markings To Show Changes Made**."

Respectfully submitted,

NIXON & VANDERHYE P.C.

By: _____

Stanley C. Spooner
Reg. No. 27,393

SCS:ms
1100 North Glebe Road, 8th Floor
Arlington, VA 22201-4714
Telephone: (703) 816-4000
Facsimile: (703) 816-4100

- 3 -

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE CLAIMS

3. (Amended) Apparatus as claimed in [any one of claims 1 and 2] claim 1, wherein said translator output signals include control signals that control operation of said processor core and match control signals produced on decoding instructions of said first instruction set.

4. (Amended) Apparatus as claimed in [any one of claims 1, 2 and 3] claim 1, wherein said translator output signals include control signals that control operation of said processor core and specify parameters not specified by control signals produced on decoding instructions of said first instruction set.

5. (Amended) Apparatus as claimed in [any one of the preceding claims] claim 1, wherein said instruction translator provides mapping states such that stack operands are added to or removed from said set of registers without moving stack operands between registers within said set of registers.

6. (Amended) Apparatus as claimed in [any one of the preceding claims] claim 1, wherein said set of registers are operable to hold stack operands from a top portion of said stack including a top of stack operand from a top position within said stack.

7. (Amended) Apparatus as claimed in [any one of the preceding claims] claim 1, wherein said stack further comprises a plurality of addressable memory locations holding stack operands.

9. (Amended) Apparatus as claimed in [any one of claims 7 and 8] claim 7, wherein stack operands held within said plurality of addressable memory locations are loaded into said set of registers prior to use.

- 4 -

536994

10. (Amended) Apparatus as claimed in [any one of the preceding claims] <u>claim 1</u>, wherein said instruction translator uses a plurality of instruction templates for translating instructions from said second instruction set to instructions from said first instruction set.

12. (Amended) Apparatus as claimed in [any one of the preceding claims] <u>claim 1</u>, wherein said instruction translator comprises one or more of:

      (i)   hardware translation logic;

      (ii)   instruction interpreting program code controlling a computer apparatus;

      (iii)   instruction compiling program code controlling a computer apparatus; and

      (iv)   hardware compiling logic.

13. (Amended) Apparatus as claimed in [any one of the preceding claims] <u>claim 1</u>, wherein said instruction translator includes a first plurality of state bits indicative of a number of stack operands held within said set of registers.

14. (Amended) Apparatus as claimed in claim <u>5</u> [6 and any one of claims 5 and 7 to 13], wherein said instruction translator includes a second plurality of state bits indicative of which register within said set of registers holds said top of stack operand.

15. (Amended) Apparatus as claimed in [any one of the preceding claims] <u>claim 1</u>, wherein said second instruction set is a Java Virtual Machine instruction set.